Work function measurements on cross-sectioned microcrystalline pin silicon solar cells deposited by Hot-Wire CVD are presented. The experiment is realized by combining a modi"ed Kelvin probe experiment and a scanning force microscope. The measured surface potential revealed that the built-in electric drift "eld is weak in the middle of the compensated intrinsic layer. A graded donor distribution and a constant boron compensation have to be assumed within the intrinsic layer in order to obtain coincidence of the measurements and simulations. The microcrystalline p-silicon layer and the n-type transparent conducting oxide form a reverse polarized diode in series with the pin diode.
Introduction
The combination of a modi"ed Kelvin probe experiment with a scanning force microscope (SFM) opens the door to work function measurements with submicron resolution (nanopotentiometry, scanning Kelvin probe microscopy). The application of nanopotentiometry on semiconductors is of special interest because the position of the Fermi level depends on doping levels, space charge regions and free carrier concentrations [1] .
Nanopotentiometric measurements were carried out on c-Si solar cells. A pin structure was chosen for the cells due to low di!usion lengths of electrons and holes in c-Si. The collection of photogenerated charge carriers is assisted by the built-in electric drift "eld in the intrinsic layer. The quality of the intrinsic layer is a critical point in order to obtain reasonable electric "eld strengths over the entire layer. On the one hand, the usefulness of work function measurements of thin "lm solar cell structures for characterization purposes should be proved. On the other, crosssections of actual c-Si thin "lm solar cells were investigated in order to suggest improvements for the deposition process.
Experimental
The basis of the experiment is a commercially available Topometrix Explorer 2000 atomic force microscope (AFM) operated in non-contact mode and a modi"ed Kelvin experiment added to the AFM. The AFM tip and the semiconducting sample form a kind of capacitor. Applying an AC voltage with a frequency w (about 50 kHz) to this capacitor it oscillates with the excitation frequency when there is a superimposed DC voltage coming from contact potential and externally applied voltages. A lock-in ampli"er was used to determine the cantilever oscillation amplitude at . Regulating the externally applied DC voltage to the same value as the contact potential with opposite sign the oscillation at vanishes [1] . The compensating DC voltage was generated by a proportional-integral regulator. Nanopotentiometry and non-contact topography were measured simultaneously in ambient air. Commercially available highly doped diamond-coated silicon tips with a resonance frequency of 75 kHz, a force constant of 2.8 N/m and a typical tip radius of about 100 nm (nanoroughness 10 nm) were used. The nanopotentiometric measurements were always carried out o! the fundamental resonance since it was needed for the topography measurement. The Kelvin excitation AC voltage amplitude was chosen in the range of volts.
Ga-doped ZnO deposited on glass with a thickness of about 400 nm was used as a conducting substrate for the diodes. The diode structures were deposited by Hot-Wire CVD (HWCVD). Deposition temperatures were 1753C for the p-layer (100 nm) which was the "rst layer on the transparent conducting oxide (TCO) and 2153C for the active i-layer (800 nm) and the n-layer (50 nm). The thicknesses were derived from deposition parameters. All layers were obtained with 95% hydrogen dilution of silane and a process pressure of 7;10\mbar. The doped layers were prepared by adding diborane or phosphine to the silane-hydrogen gas mixture. From C}V measurements on rectifying ZnO/undoped intrinsic c-Si Schottky structures a donor trap density of about 10 cm\ was estimated which was primarily attributed to oxygen contamination. Therefore, the intrinsic layer was doped by a highly reduced #ow of diborane to compensate the unwanted n-type character. The positive e!ect of compensation on solar cell parameters was proved by a better quantum e$ciency and higher short-circuit currents [2] . The solar cells had an open-circuit voltage of about 0.3 V and a short-circuit current of 8 mA/cm (100 mW/cm illumination intensity). For nanopotentiometry diode cross-sections were prepared by cutting, grinding and polishing. In order to prevent damage of the regions of interest during preparation two diodes were glued together with their metal contacted n-doped layers. Due to the preparation process a homogeneous distribution of surface states on the silicon surface had to be expected. No surface passivation could be applied because chemical or thermal treatment would alter the silicon thin "lms. So no quantitative but only qualitative information could be derived from surface potential measurement because the surface states in#uence the position of the Fermi level (Fermi level pinning).
Results and discussion
The layer structure can be clearly seen in the two-dimensional surface potential scan (right part of Fig. 1 ). The contrast can be attributed to the di!erent dopants and space charge regions. In the corresponding topography image (left part of Fig. 1 ) only the transitions from glass to TCO and from n-type Si to the glue are visible due to di!erent abrasion behaviour of the materials during preparation. For the surface potential line scan graph of Fig. 2 a single-line measurement was averaged 50 times. At the layer transitions there is a big change in potential whereas in the middle of the intrinsic layer the potential change is only small which is a hint on poor compensation of charged defects. The electric "eld plot in the same graph obtained by derivation of the surface potential signal shows the insu$cient compensation more clearly. The "eld strength is big at the layer transitions due to the space charge regions. In the middle of the intrinsic layer it drops to low values instead of remaining constant at a high "eld strength as intended in the intrinsic region. Mainly at the layer transitions drift-"eld-assisted charge carrier separation can be expected. This fact seems to be partially responsible for the low short-circuit currents due to unsu$cient collection of charge carriers. Quantum e$ciency measurements were carried out with front-and back-side illumination (Fig. 3) . The curves obtained with front-side illumination also hint on the existence of two di!erent charge-separating regions. The quantum e$ciency curve can be modelled as a sum of two curves attributed to the p/i and the i/n transition, respectively. Charge carriers generated in the middle of the intrinsic layer are not su$ciently collected due to the lack of a high drift "eld and a small di!usion length of electrons and holes. In Fig. 4 , the e!ective charge concentration obtained by twofold derivation of the measured surface potential can be seen.
DLTS measurements were carried out to obtain knowledge on the kind of defects a!ecting the electric "eld distribution in the intrinsic region. Frequency-dependent capacitance}voltage and conductance}voltage measurements con"rmed that the DLTS measurements provided information on defects in the crystalline phase [3] . DLTS measurements on undoped c-Si/ZnO rectifying Schottky diode structures revealed three easily resolvable donors with activation energies of 0.027 eV, 0.185 eV potentially induced by interstitial Cu> and 0.336 eV which may be attributed to tungsten from the hot "lament. One acceptor with an activation energy of 0.104 eV could be resolved. DLTS on pin diodes revealed three more shallow donor levels with activation energies lower than 0.140 eV attributed to oxygen [3] . Despite the presence of a non-crystalline phase usually causing defect-induced band tails as observed by optical absorption measurements distinct defect levels could be measured by DLTS typical for crystalline material.
From Fig. 4 and simulations using the one-dimensional semiconductor device simulation program PC1D a charged defect distribution shown in Fig. 5 is proposed (compare with Fig. 4 ). In the intrinsic layer a graded defect distribution and a constant boron compensation have to be assumed in order to obtain the shape of the surface potential line scan by simulations. The gradation of the defect distribution may result from incorporation of residual impurities in the deposition chamber or outdi!usion of the ZnO layer. A defect distribution known from amorphous silicon (dangling bonds, band tails) would yield a similar shape of the surface potential. But due to the relatively low measurement frequency the crystalline phase plays the dominant role in nanopotentiometry [3] . At the transition from the p-doped c-Si layer to the n-type ZnO:Ga a reverse polarized diode compared to the pin diode can be deduced from Fig. 2 . This is possibly responsible for the low open-circuit voltages of the solar cells.
Conclusions
From nanopotentiometric measurements and simulations it can be derived that there is a graded donor-like defect distribution in conjunction with an intentionally introduced constant compensating boron concentration in the intrinsic silicon layer of the investigated c-Si pin diodes. The e!ective charge distribution yields only a weak built-in electric drift "eld in the middle of the intrinsic layer resulting in reduced drift-"eld-assisted collection of charge carriers. Besides defect control it is suggested to introduce rather a graded than a constant boron concentration in the intrinsic layer during deposition in order to obtain a compensation pro"le which better "ts the actual unintended donor distribution. To prevent the problems with the reverse polarized p-Si/n-TCO diode experiments on reverse stacking of the doped layers will be done. Future investigations will be carried out with illumination and diode bias voltages in order to extend the results to photovoltaic generator conditions [4, 5] .
